

## Implementation of multichannel UART with FIFO

Haritha\* and D. P. Raju

Department of ECE, Koushik college of Engineering, Visakapatnam, Andhra Pradesh, India.

\*Corresponding Author's Email: haritapriya432@gmail.com

### ARTICLE INFO

#### Article history:

Received 20 Nov. 2014  
Accepted 19 Dec. 2014  
Available online 20 Jan. 2015

#### Keywords:

UART Universal Asynchronous  
Receiver Transmitter  
FIFO First In First Out  
Gray Counter

### ABSTRACT

To meet modern complex control systems communication demands, the paper presents a multi-channel UART controller based on FIFO (First In First Out) technique. The paper presents design method of asynchronous FIFO and structure of the controller. This controller is designed with FIFO circuit block and UART (Universal Asynchronous Receiver Transmitter) circuit block to implement communication in modern complex control systems quickly and effectively. From the communication sequence diagrams, it is easily to know that this controller can be used to implement communication when master equipment and slaver equipment are set at different Baud Rate. It also can be used to reduce synchronization error between sub-systems in a system with several sub-systems. The controller is reconfigurable and scalable.

© 2015 International Journal of Advanced Research in Science and Technology (IJARST).

All rights reserved.

### Introduction:

To meet modern complex control systems communication demands, we have to use a multi-channel UART controller based on FIFO technique. In this we have the design method of Asynchronous FIFO and structure of the controller. FIFO: FIFO means first in first out. In this we have two types: Synchronous FIFO, Asynchronous FIFO UART: UART means universal asynchronous receiver transmitter In this we have both receiving and transmitting. This controller can be used to implement communication between transmitter and receiver. This can also be used to reduce synchronization errors between sub-systems. This UART plays a important role in serial communication. Serial communication is used to reduce the distortion of a signal. This serial communication is used for longer distance transmission. It has simple structure.

Asynchronous FIFO: In asynchronous we are using two different clock cycles. Then there is no waste of time. That's why we are using this UART. In asynchronous FIFO, we have two clock domains, which are asynchronous to each other. the data values are written to a FIFO buffer from one clock domain and the data values are read from the same FIFO buffer from another clock domain. Using this asynchronous FIFO, we can send or receive data safely and quickly, because of asynchronous clock domains and time delay also not there.


### FIFO:

FIFO is a First-In-First-Out memory queue with control logic that manages the read and write operations, generates status flags, and provides optional handshake signals for interfacing with the user logic. It is often used to control the flow of data between source and destination. FIFO can be classified as synchronous or asynchronous depending on whether same clock or different (asynchronous) clocks control the read and write operations. In this project the objective is to design, verify and synthesize a synchronous FIFO using binary coded read and write pointers to address the memory array. FFIO full and empty flags are generated and passed on to source and destination logics, respectively, to pre-empt any overflow or underflow of data. In this way data integrity between source and destination is maintained. The RTL description for the FIFO is written using Verilog HDL, and design is simulated and synthesized using RTL compiler provided by Xilinx software.

In computer programming, FIFO (first-in, first-out) is an approach to handling program work requests from queues or stacks so that the oldest request is handled first. In hardware it is either an array of flops or Read/Write memory that store data given from one clock domain and on request supplies with the same data to other clock domain following the first in first out logic. The clock domain that supplies data to FIFO is often referred as WRITE OR INPUT LOGIC and the

clock domain that reads data from the FIFO is often referred as READ OR OUTPUT LOGIC. FIFOs are used in designs to safely pass multi-bit data words from one clock domain to another or to control the flow of data between source and destination side sitting in the same clock domain. If read and write clock domains are governed by same clock signal the FIFO is said to be SYNCHRONOUS and if read and write clock domains are governed by different (asynchronous) clock signals FIFO is said to be ASYNCHRONOUS.

FIFO full and FIFO empty flags are of great concern as no data should be written in full condition and no data should be read in empty condition, as it can lead to loss of data or generation of non-relevant data. The full and empty conditions of FIFO are controlled using binary or gray pointers. In this report we deal with gray pointers only since we are designing ASYNCHRONOUS FIFO. The binary pointers are used for generating full and empty conditions for SYNCHRONOUS FIFO. The reason why they are used is beyond the scope of this document.




**Data Flow through FIFO**

**Gray code counter:**

**Gray code counter basics:**

The first fact about a Gray code is that the code distance between any two adjacent words is just 1 (only one bit can change from one Gray count to the next). The second fact is that most useful Gray code counters must have power-of-2 counts in the sequence.



**Dual n bit gray counter**

A dual n-bit Gray code counter is a Gray code counter that generates both an n-bit Gray code sequence (described in section 3.2) and an (n-1)-bit Gray code sequence. The (n-1)-bit Gray code is simply generated by doing an exclusive-or operation on the two MSBs of the n-bit Gray code to generate the MSB for the (n-1)-bit Gray code.

The binary-value incrementer is conditioned with either an “if not full” or “if not empty” test as shown in Figure 3, to insure that the appropriate FIFO pointer will not increment during FIFO-full or FIFO-empty conditions that could lead to overflow or underflow of the FIFO buffer. If the logic block that sends data to the FIFO reliably stops sending data when a FIFO full condition is asserted, the FIFO design might be streamlined by removing the full-testing logic from the FIFO write pointer. The FIFO pointer itself does not protect the FIFO buffer from being overwritten, but additional conditioning could be added to the FIFO memory buffer to insure that a write enable signal could not be activated during a FIFO full condition.

An additional “sticky” status bit, either ovf (overflow) or unf (underflow), could be added to the pointer design to indicate that an additional FIFO write operation occurred during full or an additional FIFO read operation occurred during empty to indicate error conditions that could only be cleared during reset.

A safe, general purpose FIFO design will include the above safeguards at the expense of a slightly larger and perhaps slower implementation. This is a good idea since a future co-worker might try to copy and reuse the code in another design without understanding all of the important details that were considered for the current design.

**Implementation:**

**UART Transmitter:**

The input-output signals of the transmitter are discussed here. The input signals are provided by the host processor, and the output signals control the movement of data in the UART. The architecture of the transmitter will consists of controller, a data register (XMT\_datareg), a data shiftreg (XMT\_shftreg), and a status register (bit\_count) to count the bits that are transmitted. The status reg will be included with the data path unit the controller has the following inputs:

Byte\_ready: asserted by host machine to indicate that Data\_Bus has valid data

Load\_XMT\_datareg: assertion transfers Data\_Bus to the transmitter data storage reg.

T\_byte: assertion initiates transmission of a byte of a data, including the stop, start, and parity bits.

Bit\_count: counts bits in the word during transmission.



